

■ LSI PIN DESCRIPTION (LSI 端子機能表)

AK4385ET (X6040A00) DAC (Digital to Analog Converter) (PSR-S700)	29
AK4396VF-E2 (X8324A00) DAC (Digital to Analog Converter) (PSR-S900)	29
AK5381VT-E2 (X5219A00) ADC (Analog to Digital Converter) (PSR-S900)	32
DM9000AEP (X7029A00) LAN CONTROLLER	33
HD6417727F160CV (X2890B00) CPU	30
HD6417709SHF200BV (X2687B00) CPU (SH3) (PSR-S900)	31
M38044M4-C16FPU0 (X4406100) LED DRIVER/SWITCH SCAN	33
MB3516APF-G-BND-EF (X2314A00) RGB ENCODER (PSR-S900)	37
S1L50553F21Y000 (X4195A00) GATE ARRAY (PSR-S900)	32
T6TZ2XBG-0002 (X7376B00) SWP51 (Tone Generator)	34
μPD780031AYGK-N04 (X0031200) LKS	37
YGV628-VZ (X6356A00) RGB CONTROLLER AVDP7 (PSR-S900)	36
YGV628B-VZ (X6356B00) RGB CONTROLLER AVDP7 (PSR-S900)	36

● AK4385ET (X6040A00) DAC (Digital to Analog Converter) (PSR-S700)

DM: IC400

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	MCLK	I	Master Clock	9	AOUTR-	O	Rch Analog out(-)
2	BICK	I	Audio Serial Data Clock	10	AOUTR+	O	Rch Analog out(+)
3	SDTI	I	Audio Serial Date Input	11	AOUTL-	O	Lch Analog out(-)
4	LRCK	I	L/R Clock	12	AOUTL+	O	Lch Analog out(+)
5	PDN	I	Power Down mode	13	Vss	-	Ground
6	CSN	I	Chip Select	14	VDD	-	Power Supply
7	CCLK	I	Control Data Input	15	DZFR	O	Rch Data Zero Input Detect
8	CDTI	I	Control Data Input	16	DZFL	O	Lch Data Zero Input Detect

● AK4396VF-E2 (X8324A00) DAC (Digital to Analog Converter) (PSR-S900)

DM: IC318

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	DVss	-	Digital ground	15	TTL	I	CMOS/TTL level select
2	DVdd	-	Digital power supply +3.3 V	16	VREFL	I	Low level voltage reference input
3	MCLK	I	Master clock input	17	VREFH	I	High level voltage reference input
4	PDN	I	Power-down mode	18	AVDD	-	Analog power supply +5 V
5	BICK	I	Audio serial data clock	19	AVss	-	Analog ground
6	SDATA	I	Audio serial data input	20	AOUTR-	O	Rch negative analog output
7	LRCK	I	L/R clock	21	AOUTR+	O	Rch positive analog output
8	SMUTE/CSN	I	Soft mute/Chip select	22	AOUTL-	O	Lch negative analog output
9	DFS0/CAD0	I	Sampling speed mode select/Chip address 0	23	AOUTL+	O	Lch positive analog output
10	DEM0/CCLK	I	De-emphasis enable 0/Control data clock	24	VCOM	O	Common voltage output
11	DEM1/CDTI	I	De-emphasis enable 1/Control data input	25	P/S	I	Parallel/serial select
12	DIF0	I	Digital input format	26	TST1/DZFL	O	Test 1/Lch zero input detect
13	DIF1	I		27	TST2/CAD1	I	Test 2/Chip address 1
14	DIF2	I		28	ACKS/DZFR	I/O	Master clock auto setting mode/Rch zero input detect

● HD6417727F160CV (X2890B00) CPU

DM: IC100 (PSR-S700)
DM: IC005 (PSR-S900)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	Vcc-RTC	-	Power supply for RTC (1.9V)	121	PTM[4]/PINT[4]/AFE_RDDET_USB1d_TXDMNS	I	Not in use
2	XTAL2	-	Not in use (XTAL for internal RTC)	122	Reserved/USB1d_SUSPEND	O	Not in use
3	EXTAL2	-	Not in use (XTAL for internal RTC)	123	USB1_ovr_cmt/USBF_VBUS	I	USB function VBUS
4	Vss-RTC	-	Power supply for RTC (0V)	124	USB2_ovr_cmt	-	USB2_HOST2 over current detection
5	MD1	-	Clock mode setting	125	RTS2_USB1d_TXENL	O	Not in use
6	MD2	-	Clock mode setting	126	PTE[2]/USB1_pwr_en	O	USB1 voltage control
7	NMI	-	Not in use (Non-maskable interrupt request)	127	PTE[1]/USB2_pwr_en	O	USB2 voltage control
8	IRQ0/IRL0_PTH[0]	I	External interrupt request	128	CKE/PTK[5]	O	Enable (SDRAM)
9	IRQ1/IRL1_PTH[1]	I	External interrupt request	129	/RAS/PTJ[0]	O	RAS for SDRAM
10	IRQ2/IRL2_PTH[2]	I	External interrupt request	130	Reserved/PTJ[1]	O	Not in use
11	IRQ3/IRL3_PTH[3]	I	External interrupt request	131	Reserved/CAS/PTJ[2]	O	CAS for SDRAM
12	IRQ4/PTH[4]	I	External interrupt request	132	VssQ	-	VssQ
13	VEPWC	O	VEE control pin for LCD panel	133	Reserved/PTJ[3]	O	Output port (DAC Reset)
14	VCPWC	-	VCC control pin for LCD panel	134	VccQ	-	VccQ
15	MD5	-	Big endian setting	135	Reserved/PTJ[4]	O	Output port (SIO Reset)
16	/BREQ	-	Not in use (bus request)	136	Reserved/PTJ[5]	O	Output port (DAC Mute)
17	/BACK	-	Bus acknowledge	137	Vss	-	Vss
18	VssQ	-	VssQ	138	PTD[5]/CL1	O	LCD line clock
19	CKIO2	-	System clock output	139	Vcc	-	Vcc
20	VccQ	-	VccQ	140	PTD[7]/DON	O	LCD DISPLAY ON
21	D31/PTB[7]	I/O	Data bus	141	PTE[6]/M_DISP	O	LCD alternater
22	D30/PTB[6]	I/O	Data bus	142	PTE[3]/FLM	O	LCD frame line marker
23	D29/PTB[5]	I/O	Data bus	143	PTE[0]/TDO	O	JTAG (test data output)
24	D28/PTB[4]	I/O	Data bus	144	PCCORESET/DRACK0	O	DMA request acceptance
25	D27/PTB[3]	I/O	Data bus	145	PCCODRV/_DACK0_	O	DMA acknowledge
26	D26/PTB[2]	I/O	Data bus	146	/WAIT	-	Hardware wait request
27	D25/PTB[1]	I/O	Data bus	147	/RESETM	-	Manual reset request
28	D24/PTB[0]	I/O	Data bus	148	/ADTRG/PTH[5]	I	Analog A/D trigger
29	VssQ	-	VssQ	149	/IOIS16/PTG[7]	I	Not in use
30	D23/PTA[7]	I/O	Data bus	150	/ASEMDK0	-	Not in use
31	VccQ	-	VccQ	151	PTG[5]/ASEBRKAK_	-	Not in use
32	D22/PTA[6]	I/O	Data bus	152	PTG[4]	I	Not in use
33	D21/PTA[5]	I/O	Data bus	153	PCCOBVD2/PTG[3]/AUDATA[3]	I	Not in use
34	D20/PTA[4]	I/O	Data bus	154	PCCOBVD1/PTG[2]/AUDATA[2]	I	Not in use
35	Vss	-	Vss	155	Vss	-	Vss
36	D19/PTA[3]	I/O	Data bus	156	PCCOCD2/PTG[1]/AUDATA[1]	I	Not in use
37	Vcc	-	Vcc	157	Vcc	-	Vcc
38	D18/PTA[2]	I/O	Data bus	158	PCCOCD1/PTG[0]/AUDATA[0]	I	Not in use
39	D17/PTA[1]	I/O	Data bus	159	VssQ	-	VssQ
40	D16/PTA[0]	I/O	Data bus	160	PTF[7]/PINT[15]/TRST_	I	Not in use
41	D15	-	Data bus	161	VccQ	-	VccQ
42	VssQ	-	VssQ	162	PTF[6]/PINT[14]/TMS	I	Not in use
43	D14	-	Data bus	163	PTF[5]/PINT[13]/TDI	I	Not in use
44	VccQ	-	VccQ	164	PTF[4]/PINT[12]/TCK	I	Not in use
45	D13	-	Data bus	165	PTF[3]/PINT[11]/Reserved	I	Not in use
46	D12	-	Data bus	166	PCCREG_/PTF[2]/Reserved	I	Not in use
47	D11	-	Data bus	167	PCCOVSI1_/PTF[1]/Reserved	I	Not in use
48	D10	-	Data bus	168	PCCOVSI2_/PTF[0]/Reserved	I	Not in use
49	D9	-	Data bus	169	MD0	-	Clock mode setting
50	D8	-	Data bus	170	Vcc-PLL1	-	Power supply for Vcc-PLL1 - PLL1 (1.9V)
51	D7	-	Data bus	171	CAP1	-	External capacitance for CAP1 _ PLL1
52	D6	-	Data bus	172	Vss-PLL1	-	Power supply for Vss-PLL1 _ PLL1 (0V)
53	VssQ	-	VssQ	173	Vss-PLL2	-	Power supply for Vss-PLL2 _ PLL2 (0V)
54	D5	-	Data bus	174	CAP2	-	External capacitance for CAP2 _ PLL2
55	VccQ	-	VccQ	175	Vcc-PLL2	-	Power supply for Vcc-PLL2 _ PLL2 (1.9V)
56	D4	-	Data bus	176	PCCOWAIT_/PTH[6]/AUDCK	I	Not in use
57	D3	-	Data bus	177	Vss	-	Vss
58	D2	-	Data bus	178	Vcc	-	Vcc
59	D1	-	Data bus	179	XTAL	-	Clock oscillator
60	D0	-	Data bus	180	EXTAL	-	External clock
61	A0	-	Address bus	181	LCD15/PTM[3]/PINT[10]	I	Not in use
62	A1	-	Address bus	182	LCD14/PTM[2]/PINT[9]	I	Not in use
63	A2	-	Address bus	183	LCD13/PTM[1]/PINT[8]	I	Not in use
64	VssQ	-	VssQ	184	LCD12/PTM[0]	I	Input port (Flash ROM RY/BY)
65	A3	-	Address bus	185	STATUS0/PTJ[6]	O	Output port (Flash ROM write protect)
66	VccQ	-	VccQ	186	STATUS1/PTJ[7]	O	Output port (Flash ROM ACC)
67	A4	-	Address bus	187	CL2/PTH[7]	O	LCD clock output
68	A5	-	Address bus	188	VssQ	-	VssQ
69	A6	-	Address bus	189	CKIO	-	System clock input/output (for SDRAM)
70	A7	-	Address bus	190	VccQ	-	VccQ
71	A8	-	Address bus	191	TxD0/SCPT[0]	O	Output port for SCI
72	A9	-	Address bus	192	SCK0/SCPT[1]	O	Not in use
73	A10	-	Address bus	193	TxD_SIO/SCPT[2]	O	Not in use
74	A11	-	Address bus	194	SIOMCLK/SCPT[3]	O	Not in use
75	VssQ	-	VssQ	195	TxD2/SCPT[4]	O	Output port for SCI
76	A12	-	Address bus	196	SCK_SIO/SCPT[5]	O	Not in use
77	VccQ	-	VccQ	197	SIOFSYNC/SCPT[6]	O	Not in use
78	A13	-	Address bus	198	RxD0/SCPT[0]	I	Receiving data 0
79	A14	-	Address bus	199	RxD_SIO/SCPT[2]	I	Not in use
80	A15	-	Address bus	200	Vss	-	Vss
81	A16	-	Address bus	201	RxD2/SCPT[4]	I	Receiving data 2
82	A17	-	Address bus	202	Vcc	-	Vcc
83	A18	-	Address bus	203	SCPT[7]/CTS2_/IRQ5	I	Not in use
84	A19	-	Address bus	204	LCD11/PTC[7]/PINT[3]	O	Output port (PLG CLOCK ON/OFF)
85	A20	-	Address bus	205	LCD10/PTC[6]/PINT[2]	O	Not in use
86	VssQ	-	VssQ	206	LCD9/PTC[5]/PINT[1]	O	Not in use
87	A21	-	Address bus	207	VssQ	-	VssQ
88	VccQ	-	VccQ	208	LCD8/PTC[4]/PINT[0]	O	Not in use
89	A22	-	Address bus	209	VccQ	-	VccQ
90	A23	-	Address bus	210	LCD7/PTD[3]	O	LCD DATA7
91	Vss	-	Vss	211	LCD6/PTD[2]	O	LCD DATA6
92	A24	-	Address bus	212	LCD5/PTC[3]	O	LCD DATA5
93	Vcc	-	Vcc	213	LCD4/PTC[2]	O	LCD DATA4
94	A25	-	Address bus	214	LCD3/PTC[1]	O	LCD DATA3
95	BS_/PTK[4]	O	Not connected (bus cycle start signal)	215	LCD2/PTC[0]	O	LCD DATA2
96	RD_	O	Read strobe	216	LCD1/PTD[1]	O	LCD DATA1
97	WE0_/DQMLL	O	Write 0 signal	217	LCD0/PTD[0]	O	LCD DATA0
98	WE1_/DQMLU/WE	O	Write 1 signal	218	DREQ0_/PTD[4]	I	DMA request
99	WE2_/DQMLU/ICIOR0_/PTK[6]	O	Write 2 signal	219	LCKUCLK/PTD[6]	I	USB clock
100	VssQ	-	VssQ	220	/RESETP	-	Power on reset request
101	WE3_/DQMLU/ICIOR1_/PTK[7]	O	Write 3 signal	221	CA	-	Hardware standby request
102	VccQ	-	VccQ	222	MD3	-	Bus width setting for area0
103	RDWR_	O	Read/Write	223	MD4	-	Test pin (fixed to 3.3V)
104	PTE[7]/PCCORDV/AUDSYNC_	O	Chip Select 0	224	/Scan_testen	-	USB analog power supply (3.3V)
105	/CS0	-	Chip Select 1	225	Avcc_USB	-	USB1 data input/output (+)
106	/CS2	-	Chip Select 2	226	USB1_P	IO	USB1 data input/output (-)
107	/CS3	-	Chip Select 3	227	USB1_M	IO	USB analog power supply (0V)
108	/CS4/PTK[2]	O	Chip Select 4	228	Avss_USB	-	USB2 data input/output (+)
109	/CS5/CE1A_/PTK[3]	O	Chip Select 5	229	USB2_P	IO	USB2 data input/output (-)
110	/CS6/CE1B_	O	Chip Select 6	230	USB2_M	IO	USB analog power supply (3.3V)
111	CE2A_/PTE[4]	O	Output port (SWP50 Reset)	231	Avcc_USB	-	A/D analog power supply (0V)
112	CE2B_/PTE[5]	O	Output port (PLG Board Reset)	232	Avss	-	AD converter input
113	AFE_HC1/USB1d_DPLS/PTK[0]	O	SPD DATA	233	AN[2]/PTL[2]	I	AD converter input
114	AFE_RLYCNT_USB1d_DMNS/PTK[1]	O	SPD CL	234	AN[3]/PTL[3]	I	AD converter input
115	VssQ	-	VssQ	235	AN[4]/PTL[4]	I	AD converter input
116	AFE_SCLK/USB1d_TXDPLS	I	Not in use (USB1 D+ transmission)	236	AN[5]/PTL[5]	I	AD converter input
117	VccQ	-	VccQ	237	Avcc	-	A/D analog power supply (3.3V)
118	PTM[7]/PINT[7]/AFE_FS/USB1d_RCV	I	Not in use	238	AN[6]/PTL[6]/DA[1]	I	AD converter input
119	PTM[6]/PINT[6]/AFE_RXIN/USB1d_SPEED	I	Not in use	239	AN[7]/PTL[7]/DA[0]	O	DA converter output (LCD contrast)
120	PTM[5]/PINT[5]/AFE_TXOUT/USB1d_TXSE0	I	Not in use	240	Avss	-	A/D analog power supply (0V)

● HD6417709SHF200BV (X2687B00) CPU (SH3) (PSR-S900)

DM: IC305

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	MD1	I	Mode control	105	CKE/PTK5	I/O	CK enable / Port K
2	MD2	I		106	RAS3L/PTJ0	I/O	RAS address bus / Port J
3	Vcc(RTC)	-	Power supply +1.8 V	107	PTJ1	I/O	Port J
4	XTAL2	O	Crystal oscillator	108	CASL/PTJ2	I/O	CAS address bus / Port J
5	EXTAL2	I		109	VssQ	-	Ground
6	Vss(RTC)	-	Ground	110	CASU/PTJ3	I/O	CAS address bus / Port J
7	NMI	I	Non-maskable interrupt request	111	VccQ	-	Power supply +3.3 V
8	IRQ0/IRL0/PTH0	I	Interrupt request / Port H	112	PTJ4	I/O	Port J
9	IRQ1/IRL1/PTH1	I		113	PTJ5	I/O	
10	IRQ2/IRL2/PTH2	I		114	DACK0/PTD5	I/O	
11	IRQ3/IRL3/PTH3	I		115	DACK1/PTD7	I/O	DMA acknowledge / Port D
12	IRQ4/PTH4	I		116	PTE6	I/O	Port E
13	D31/PTB7	I/O	Data bus / Port B	117	PTE3	I/O	
14	D30/PTB6	I/O		118	RAS3U/PTE2	I/O	
15	D29/PTB5	I/O		119	PTE1	I/O	RAS address bus / Port E
16	D28/PTB4	I/O		120	TDO/PTE0	I/O	Port E
17	D27/PTB3	I/O		121	BACK	O	Test data / Port E
18	D26/PTB2	I/O	Ground	122	BREQ	I	Bus acknowledge
19	VssQ	-		123	WAIT	I	Bus request
20	D25/PTB1	I/O		124	RESETM	I	Hardware wait request
21	VccQ	-	Data bus / Port B	125	ADTRG/PTH5	I	Manual reset
22	D24/PTB0	I/O	Data bus / Port A	126	IOIS16/PTG7	I	Analog trigger / Port H
23	D23/PTA7	I/O		127	ASEMD0/PTG6	I	Write protect / Port G
24	D22/PTA6	I/O		128	ASEBRKAK/PTG5	I/O	ASE mode / Port G
25	D21/PTA5	I/O		129	PTG4/CKIO2	I/O	ASE break acknowledge / Port G
26	D20/PTA4	I/O		130	AUDATA3/PTG3	I/O	Port G / Clock output
27	Vss	-	Ground	131	AUDATA2/PTG2	I/O	AUD data / Port G
28	D19/PTA3	I/O		132	Vss	-	
29	Vcc	-		133	AUDATA1/PTG1	I/O	
30	D18/PTA2	I/O	Data bus / Port A	134	Vcc	-	Ground
31	D17/PTA1	I/O		135	AUDATA0/PTG0	I/O	AUD data / Port G
32	D16/PTA0	I/O		136	TRST/PTF7/PINT15	I	Power supply +1.8 V
33	VssQ	-	Ground	137	TMS/PTF6/PINT14	I	AUD data / Port G
34	D15	I/O		138	TDI/PTF5/PINT13	I	Test reset / Port F / Port interruption
35	VccQ	-		139	TCK/PTF4/PINT12	I	Test mode switch / Port F / Port interruption
36	D14	I/O	Data bus	140	IRLS3/PTF3/PINT11	I	Test data / Port F / Port interruption
37	D13	I/O		141	IRLS2/PTF2/PINT10	I	Interrupt request / Port F / Port interruption
38	D12	I/O		142	IRLS1/PTF1/PINT9	I	
39	D11	I/O		143	IRLS0/PTF0/PINT8	I	
40	D10	I/O		144	MD0	I	
41	D9	I/O	Ground	145	Vcc(PLL1)	-	Mode control
42	D8	I/O		146	CAP1	-	Power supply +1.8 V
43	D7	I/O		147	Vss(PLL1)	-	Capacitor
44	D6	I/O		148	Vss(PLL2)	-	Ground
45	VssQ	-		149	CAP2	-	Ground
46	D5	I/O	Data bus	150	VCC(PLL2)	-	Capacitor
47	VccQ	-		151	AUDCK/PTH6	I	Power supply +1.8 V
48	D4	I/O		152	Vss	-	AUD clock / Port H
49	D3	I/O	Ground	153	Vss	-	Ground
50	D2	I/O		154	Vcc	-	
51	D1	I/O		155	XTAL1	O	
52	D0	I/O		156	EXTAL1	I	Power supply +1.8 V
53	A0	O	Address bus	157	STATUS0/PTJ6	I/O	Crystal oscillator
54	A1	O		158	STATUS1/PTJ7	I/O	
55	A2	O		159	TCLK/PTH7	O	
56	A3	O		160	/IRQOUT	O	Processor status / Port J
57	VssQ	-		161	VssQ	-	Timer clock / Port H
58	A4	O	Address bus	162	CKIO	I/O	Interrupt request output
59	VccQ	-		163	VccQ	-	Ground
60	A5	O		164	TXD0/SCPT0	O	System clock input / output
61	A6	O	Address bus	165	SCK0/SCPT1	I/O	Power supply +3.3 V
62	A7	O		166	TXD1/SCPT2	O	Data transmission / SCI port
63	A8	O		167	SCK1/SCPT3	I/O	Serial clock / SCI port
64	A9	O		168	TXD2/SCPT4	O	Data transmission / SCI port
65	A10	O		169	SCK2/SCPT5	I/O	Serial clock / SCI port
66	A11	O		170	RTS2/SCPT6	I/O	Data transmission / SCI port
67	A12	O		171	RXD0/SCPT0	I	Serial clock / SCI port
68	A13	O		172	RXD1/SCPT2	I	Transmit request / SCI port
69	VssQ	-	Ground	173	Vss	-	Data reception / SCI port
70	A14	O		174	RXD2/SCPT4	I	
71	VccQ	-		175	Vcc	-	
72	A15	O	Address bus	176	CTS2/IRQ5/SCPT7	I	Ground
73	A16	O		177	MCS7/PTC7/PINT7	I/O	Data reception / SCI port
74	A17	O		178	MCS6/PTC6/PINT6	I/O	Power supply +1.8 V
75	A18	O		179	MCS5/PTC5/PINT5	I/O	Transmit clear / Interrupt request / SCI port
76	A19	O		180	MCS4/PTC4/PINT4	I/O	Mask ROM chip select / Port C / Port interruption
77	A20	O		181	VssQ	-	
78	A21	O		182	WAKEUP/PTD3	I/O	
79	Vss	-		183	VccQ	-	Ground
80	A22	O	Address bus	184	RESETOUT/PTD2	I/O	Standby mode Interrupt request output / Port D
81	Vcc	-		185	MCS3/PTC3/PINT3	I/O	Power supply +3.3 V
82	A23	O		186	MCS2/PTC2/PINT2	I/O	Reset output / Port D
83	VssQ	-	Ground	187	MCS1/PTC1/PINT1	I/O	Mask ROM chip select / Port C / Port interruption
84	A24	O		188	MCS0/PTC0/PINT0	I/O	
85	VccQ	-		189	DRAK0/PTD1	I/O	
86	A25	O	Address bus	190	DRAK1/PTD0	I/O	DMA acknowledge / Port D
87	BS/PTK4	I/O		191	DREQ0/PTD4	I	
88	RD	O		192	DREQ1/PTD6	I	DMA request / Port D
89	WE0/DQMLL	O	Select signal (D7-D0) / D QM (SDRAM)	193	RESETP	I	Power on reset
90	WE1/DQMLUWE	O	Select signal (D15-D8) / D QM (SDRAM) / Write enable	194	CA	I	
91	WE2/DQMLUCORDPTK6	I/O	Select signal (D23-D16) / D QM (SDRAM) / I/O read / Port K	195	MD3	I	Mode control
92	WE3/DQMLUISOWRPTK7	I/O	Select signal (D31-D24) / D QM (SDRAM) / I/O write / Port K	196	MD4	I	
93	RD/WR	O	Read / Write	197	MD5	I	
94	AUDSYNCPTE7	I/O	AUD cycle / Port E	198	AVss	-	Analog ground
95	VssQ	-	Ground	199	AN0/PTL0	I	
96	CS0/MCS0	O	Chip select / Mask ROM chip select	200	AN1/PTL1	I	
97	VccQ	-	Power supply +3.3V	201	AN2/PTL2	I	Analog input / Port L
98	CS2/PTK0	I/O	Chip select / Port K	202	AN3/PTL3	I	
99	CS3/PTK1	I/O		203	AN4/PTL4	I	
100	CS4/PTK2	I/O		204	AN5/PTL5	I	Analog power supply +3.3 V
101	CS5/CE1A/PTK3	O	Chip select / Chip enable / Port K	205	AVcc	-	
102	CS6/CE1B	O	Chip select / Chip enable	206	AN6/DA1/PTL6	I/O	Analog input / Analog output / Port L
103	CE2A/PTK4	I/O	Chip enable / Port E	207	AN7/DA0/PTL7	I/O	
104	CE2B/PTK5	I/O		208	AVss	-	Analog ground

● AK5381VT-E2 (X5219A00) ADC (Analog to Digital Converter) (PSR-S900)

DM: IC322

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	AINR	I	Rch Analog input pin	9	SDTO	O	Audio serial data output pin
2	AINL	I	Lch Analog input pin	10	LRCK	I/O	Output channel clock pin
3	CKS1	I	Mode select 1 pin	11	MCLK	I	Master clock input pin
4	VCOM	O	Common voltage output pin	12	SCLK	I/O	Audio serial data clock pin
5	AGND	-	Analog ground	13	PDN	I	Power down mode pin
6	VA	-	Analog power supply	14	DIF	I	Audio interface format pin
7	VD	-	Digital power supply	15	CKS2	I	Mode select 2 pin
8	DGND	-	Digital ground	16	CKS0	I	Mode select 0 pin

● S1L50553F21Y000 (X4195A00) GATE ARRAY (PSR-S900)

DM: IC303

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	CLKI	I	} Clock	41	VDD	-	Power supply
2	CLKO	O		42	RESET	I	Reset
3	VDD	-	Power supply	43	VSS	-	Ground
4	SCANENB	I/O	Scan enable	44	OUT4	O	} Output
5	ATPGENB	I/O		45	OUT3	O	
6	VSS	-	Ground	46	INP2	I	} Input
7	PLLTEST	I	Test	47	INP1	I	
8	PLLRES	I	Reset	48	INP0	I	
9	PLLVSS	-	Ground	49	TESTENB	I/O	Test enable
10	MVDD	-	Power supply	50	VSS	-	Ground
11	PLLVSS	-	Ground	51	OSCO	-	
12	AVDD	-	Analog power supply	52	VDD	-	Power supply
13	CHG0	-		53	OSCI	-	
14	LPVSS	-	} Ground	54	VSS	-	Ground
15	VSS	-		55	SIRQ	I/O	Interrupt request
16	MIRQ	I/O	Interrupt request	56	SCS	I	Control port
17	MCS	I	Control port	57	SWR	I	Write
18	MWR	I	Write	58	SRD	I	Read
19	MRD	I	Read	59	SA	-	
20	MA	-		60	VSS	-	Ground
21	VDD	-	Power supply	61	VDD	-	Power supply
22	MD0	I/O	} DRAM data bus	62	SD0	I/O	} Serial data
23	MD1	I/O		63	SD1	I/O	
24	MD2	I/O		64	SD2	I/O	
25	MD3	I/O		65	SD3	I/O	
26	MD4	I/O		66	SD4	I/O	
27	MD5	I/O		67	SD5	I/O	
28	MD6	I/O		68	SD6	I/O	
29	MD7	I/O		69	SD7	I/O	
30	VSS	-	Ground	70	VSS	-	Ground
31	MD8	I/O	DRAM data bus	71	SD8	I/O	Serial data
32	VDD	-	Power supply	72	VDD	-	Power supply
33	MD9	I/O	} DRAM data bus	73	SD9	I/O	} Serial data
34	MD10	I/O		74	SD10	I/O	
35	MD11	I/O		75	SD11	I/O	
36	MD12	I/O		76	SD12	I/O	
37	MD13	I/O		77	SD13	I/O	
38	MD14	I/O		78	SD14	I/O	
39	MD15	I/O		79	SD15	I/O	
40	VSS	-	Ground	80	VSS	-	Ground

• DM9000AEP (X7029A00) LAN CONTROLLER

DM: IC300 (PSR-S700)

DM: IC607 (PSR-S900)

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	BGRES	I/O	Bandgap pin	25	SD13	I/O	Processor data bus
2	RXVDD25	-	Power output +2.5 V	26	SD12	I/O	
3	RX+	I/O	TP RX input	27	SD11	I/O	
4	RX-	I/O		28	SD10	I/O	
5	RXGND	-	RX ground	29	SD9	I/O	Digital power supply +3.3 V
6	TXGND	-	TX ground	30	VDD	-	
7	TX+	I/O	TP TX output	31	SD8	I/O	
8	TX-	I/O		32	CMD	I	
9	TXVDD25	-	Power output +2.5 V	33	GND	-	Digital ground
10	SD7	I/O	Processor data bus	34	INT	O	Interrupt request
11	SD6	I/O		35	IOR	I	Processor read command
12	SD5	I/O		36	IOW	I	Processor write command
13	SD4	I/O		37	CS	I	Chip select
14	SD3	I/O	Digital ground	38	LED2	O	Link/Active LED
15	GND	-		39	LED1	O	Speed LED
16	SD2	I/O		40	PWRST	I	Power on reset
17	SD1	I/O		41	TEST	I	Operation mode
18	SD0	I/O	IO data to EEPROM	42	VDD	-	Digital power supply +3.3 V
19	EEDIO	I/O		43	X2	O	Crystal 25 MHz out
20	EECK	O		44	X1	I	Crystal 25 MHz in
21	EECS	O		45	GND	-	Digital ground
22	SD15	I/O	Processor data bus	46	SD	I	Fiber-optic signal detect
23	VDD	-	Digital power supply +3.3 V	47	RXGND	-	RX ground
24	SD14	I/O	Processor data bus	48	BGGND	-	Bandgap ground

• M38044M4-C16FPU0 (X4406100) LED DRIVER/SWITCH SCAN

EIF: IC201

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	P62/AN2	I/O	Port6 / A-D converter input	33	P17	I/O	Port1
2	P61/AN1	I/O		34	P16	I/O	
3	P60/AN0	I/O		35	P15	I/O	
4	P57/INT3	I/O	Port5 / Interrupt input	36	P14	I/O	
5	P56/PWM	I/O	Port5 / PWM output	37	P13	I/O	Port1 / Interrupt input
6	P55/CNTR1	I/O	Port5 / Timer Y	38	P12	I/O	
7	P54/CNTR0	I/O	Port5 / Timer X	39	P11/INT01	I/O	
8	P53/SRDY2	I/O	Port5 / Serial ready	40	P10/INT41	I/O	
9	P52/SCLK2	I/O	Port5 / Serial clock	41	P07/AN15	I/O	Port0 / A-D converter input
10	P51/SOUT2	I/O	Port5 / Serial output	42	P06/AN14	I/O	
11	P50/SIN2	I/O	Port5 / Serial input	43	P05/AN13	I/O	
12	P47/SRDY1/CNTR2	I/O	Port4 / Serial ready / Timer Z	44	P04/AN12	I/O	
13	P46/SCLK1	I/O	Port4 / Serial clock	45	P03/AN11	I/O	Port3 / Serial ready
14	P45/TxD1	I/O	Port4 / Transmit data	46	P02/AN10	I/O	
15	P44/RxD1	I/O	Port4 / Receive data	47	P01/AN9	I/O	
16	P43/INT2	I/O	Port4 / Interrupt input	48	P00/AN8	I/O	
17	P42/INT1	I/O		49	P37/SRDY3	I/O	Port3 / Serial ready
18	CNVSS	I	Ground	50	P36/SCLK3	I/O	Port3 / Serial clock
19	RESET	I	Reset input	51	P35/TxD3	I/O	Port3 / Transmit data
20	P41/INT00/XCIN	I/O	Port4 / Interrupt input / Sub-clock generating input	52	P34/RxD3	I/O	Port3 / Receive data
21	P40/INT40/XCOUT	I/O	Port4 / Interrupt input / Sub-clock generating output	53	P33/SCL	I/O	Port3 / Serial clock
22	XIN	I	Clock input	54	P32/SDA	I/O	Port3 / Serial data
23	XOUT	O	Clock output	55	P31/DA2	I/O	Port3 / D-A converter output
24	VSS	-	Ground	56	P30/DA1	I/O	
25	P27(LED7)	I/O	Port2	57	VCC	-	Power supply +5V
26	P26(LED6)	I/O		58	VREF	I	Reference voltage
27	P25(LED5)	I/O		59	AVSS	I	Analog ground
28	P24(LED4)	I/O		60	P67/AN7	I/O	Port6 / A-D converter input
29	P23(LED3)	I/O		61	P66/AN6	I/O	
30	P22(LED2)	I/O		62	P65/AN5	I/O	
31	P21(LED1)	I/O		63	P64/AN4	I/O	
32	P20(LED0)	I/O		64	P63/AN3	I/O	

● T6TZ2XBG-0002 (X7376B00) SWP51 (Tone Generator)

DM: IC200 (PSR-S700)
DM: IC302 (PSR-S900)

PIN NO.	OUTER NO.	NAME	I/O	FUNCTION	PIN NO.	OUTER NO.	NAME	I/O	FUNCTION
1	E5	VSS	-	Ground	106	E22	VSS	-	Ground
2	D4	VDD1	-	Power supply +1.5 V	107	D23	VDD1	-	Power supply +1.5 V
3	C3	CD15	I/O	Data bus of internal register	108	C24	HMA15	O	Wave memory address bus
4	B2	CD13	I/O		109	B25	HMA16	O	
5	A1	CD14	I/O		110	A26	HMA22	O	
6	D5	CD6	I/O		111	E23	HMA25	O	Power supply +3.3 V
7	E6	CD2	I/O		112	F22	VDD3	-	
8	C4	CD9	I/O	Data bus of internal register	113	D24	HMA27	O	Wave memory address bus
9	B3	CD11	I/O		114	C25	HMA0	O	
10	A2	CD12	I/O		115	B26	HMA23	O	
11	A3	CD10	I/O		116	C26	HMA24	O	Power supply +3.3 V
12	D6	CD1	I/O		117	F23	VDD3	-	
13	E7	VSS	-	Ground	118	G22	HMA26	O	Wave memory address bus
14	C5	CD5	I/O	Data bus of internal register	119	E24	HMA30	O	
15	B4	CD8	I/O		120	D25	HMA28	O	
16	A4	CD7	I/O		121	D26	HMA29	O	Wave memory address bus (Lower data memory)
17	D7	VSS	-		122	G23	LMA17	O	
18	C6	CD0	I/O		123	F24	LMA19	O	Ground
19	E8	VSS	-		124	H22	VSS	-	
20	D8	VDD3	-	Power supply +3.3 V	125	H23	VDD3	-	Power supply +3.3 V
21	B5	CD4	I/O	Data bus of internal register	126	E25	LMA20	O	Wave memory address bus (Lower data memory)
22	A5	CD3	I/O		127	E26	LMA21	O	
23	C7	CA2	-		128	G24	LMA9	O	
24	B6	CA0	-		129	F25	LMA18	O	
25	E9	CA8	-		130	J22	LMA12	O	
26	D9	CA9	-	Address bus of internal register	131	J23	LMA4	O	
27	C8	CA5	-		132	H24	LMA6	O	
28	A6	CA1	-		133	F26	LMA8	O	
29	B7	CA3	-		134	G25	LMA7	O	
30	A7	CA4	-		135	G26	LMA10	O	
31	E10	VSS	-	Ground	136	K22	VSS	-	Ground
32	D10	VDD1	-	Power supply +1.5 V	137	K23	VDD1	-	Power supply +1.5 V
33	C9	CA10	-	Address bus of internal register	138	J24	LMA13	O	Wave memory address bus (Lower data memory)
34	B8	CA6	-		139	H25	LMA11	O	
35	A8	CA7	-		140	H26	LMA5	O	
36	B9	CA11	-		141	J25	LMA3	O	
37	E11	CA14	-		142	L22	LMA16	O	
38	D11	CA15	-	Chip select	143	L23	LMA0	O	
39	C10	CA13	-		144	K24	LMA2	O	
40	A9	CA12	-		145	J26	LMA14	O	
41	B10	CSN0	-		146	K25	LMA15	O	
42	A10	CSN1	-		147	K26	LMA1	O	
43	E12	VSS	-	Ground	148	M22	VSS	-	Ground
44	D12	VDD3	-	Power supply +3.3 V	149	M23	VDD3	-	Power supply +3.3 V
45	C11	WRN	-	Write strobe	150	L24	LMA22	O	Wave memory address bus (Lower data memory)
46	B11	RDN	-	Read strobe	151	L25	LMA23	O	
47	A11	WAITo	O	Hardware wait request	152	L26	LMA24	O	
48	C12	IRQo	O	Interrupt request	153	M24	LMA27	O	
49	B12	DREQo	O	DMA request	154	M25	LMA28	O	
50	E13	TCK	-	Test pin	155	N22	LMA25	O	
51	D13	TRST	-		156	N23	LMA26	O	
52	C13	VSS	-	Ground	157	N24	LMA30	O	
53	A12	XO	-	Crystal osc. output	158	M26	LMA29	O	
54	B13	XI	-	Crystal osc. input	159	N25	MOEN	O	Wave memory output enable
55	A13	VDD3	-	Power supply +3.3 V	160	N26	MVEN	O	Wave memory write enable
56	A14	SLAVE	-	Master/Slave select	161	P26	LMD15	I/O	Wave memory data bus (Lower 16 bit)
57	E14	TMS	-	Test pin	162	P22	VSS	-	Ground
58	D14	TDO	O		163	P23	VDD3	-	Power supply +3.3 V
59	C14	ICN	-	Initial clear	164	P24	LMD13	I/O	Wave memory data bus (Lower 16 bit)
60	B14	RFCLKo	O	PLL Clock	165	P25	LMD14	I/O	
61	B15	PLL_TSTN	-	Test pin	166	R25	LMD11	I/O	
62	C15	PLL_BP	-		167	R24	LMD10	I/O	Power supply +3.3 V
63	D15	VDD3	-	Power supply +3.3 V	168	R23	VDD3	-	
64	E15	VSS	-	Ground	169	R22	VSS	-	Ground
65	A15	RFCLKi	-	PLL Clock	170	R26	LMD12	I/O	Wave memory data bus (Lower 16 bit)
66	A16	VDD1	-	Power supply +1.5 V	171	T26	LMD9	I/O	
67	B16	TMODE	-	Test pin	172	T25	LMD8	I/O	
68	C16	PLL_AVD	-	Analog power supply +1.5 V (PLL)	173	T24	LMD7	I/O	Ground
69	D16	NC	-	Not used	174	T23	VSS	-	
70	E16	NC	-	Not used	175	T22	VSS	-	Ground
71	A17	PLL_AVS	-	Analog ground (PLL)	176	U26	LMD6	I/O	Wave memory data bus (Lower 16 bit)
72	B17	TEST1	-	Test pin	177	U25	LMD5	I/O	
73	A18	VSS	-	Ground	178	V26	LMD3	I/O	
74	C17	SYI	-	Sync. clock	179	U24	LMD4	I/O	Power supply +1.5 V
75	D17	VDD1	-	Power supply +1.5 V	180	U23	VDD1	-	
76	E17	VSS	-	Ground	181	U22	VSS	-	Ground
77	B18	KONTRGo	O	Key on data	182	V25	LMD2	I/O	Wave memory data bus (Lower 16 bit)
78	A19	KONTRGi	O		183	W26	LMD0	I/O	
79	C18	CK512	O	Master clock (512 Fs)	184	V24	LMD1	I/O	
80	B19	CK128	O	Master clock (256 Fs)	185	W25	DCSL0	O	Wave memory chip select (Low)
81	D18	BCLK	O	Master clock (64 Fs)	186	V23	VDD3	-	Power supply +3.3 V
82	E18	SYO	O	Sync. clock	187	V22	VDD1	-	Power supply +1.5 V
83	C19	HMA20	O	Wave memory address bus	188	W24	DCSL1	O	Wave memory chip select (Low)
84	A20	HMA21	O		189	Y26	DOML3	O	MASK signal
85	B20	HMA19	O		190	Y25	DOML1	O	
86	C20	HMA18	O		191	Y24	DMAL14	O	Address bus (DIMM, SDRAM)
87	D19	VDD3	-		192	W23	VDD3	-	Power supply +3.3 V
88	E19	VSS	-	Ground	193	W22	VSS	-	Ground
89	A21	HMA9	O	Wave memory address bus	194	AA26	DMAL13	O	Address bus (DIMM, SDRAM)
90	B21	HMA7	O		195	AA25	DMAL12	O	
91	A22	HMA6	O		196	AB26	DMAL9	O	
92	D20	HMA8	O		197	Y23	VSS	-	Ground
93	C21	HMA10	O		198	AA24	DMAL11	O	Address bus (DIMM, SDRAM)
94	E20	HMA17	O	Power supply +3.3 V	199	Y22	VSS	-	Ground
95	D21	VDD3	-		200	AA23	DMAL10	O	Address bus (DIMM, SDRAM)
96	B22	HMA11	O	Wave memory address bus	201	AB25	DMAL8	O	
97	A23	HMA4	O		202	AC26	DMAL6	O	
98	C22	HMA5	O		203	AB24	DMAL7	O	
99	B23	HMA13	O		204	AC25	DMAL5	O	
100	E21	VSS	-	Ground	205	AA22	VSS	-	Ground
101	D22	HMA12	O		206	AB23	VSS	-	Ground
102	C23	HMA3	O		207	AC24	DMAL4	O	Address bus (DIMM, SDRAM)
103	A24	HMA14	O		208	AD26	DMAL3	O	
104	B24	HMA2	O		209	AD25	DMAL2	O	
105	A25	HMA1	O		210	AE26	DMAL0	O	

PIN NO.	OUTER NO.	NAME	I/O	FUNCTION	PIN NO.	OUTER NO.	NAME	I/O	FUNCTION
211	AB22	VSS	-	Ground	316	AB5	VSS	-	Ground
212	AC23	VDD1	-	Power supply +1.5 V	317	AC4	VDD1	-	Power supply +1.5 V
213	AD24	DMAL1	O	Address bus (DIMM, SDRAM)	318	AD3	MELI6	I	} MEL wave data input
214	AE25	DCSL2	O	Wave memory chip select (Low)	319	AE2	MELI7	I	
215	AF26	DRAS0	O	DIMM, SDRAM row address strobe (RAS signal)	320	AF1	ADLR	O	For ADC word clock
216	AC22	DCAS0	O	DIMM, SDRAM column address strobe (CAS signal)	321	AB4	DIT0	O	Digital audio output
217	AB21	VDD3	-	Power supply +3.3 V	322	AA5	VSS	-	Ground
218	AD23	DCLKIN	I	DIMM, SDRAM clock input	323	AC3	AIFRM	I/O	Frame signal (ABUS)
219	AE24	DQML2	O	MASK signal	324	AD2	ACLK	I/O	Clock signal (ABUS)
220	AF25	DCSL3	O	Wave memory chip select (Low)	325	AE1	ADIR	O	Direction signal (ABUS)
221	AF24	DQML0	O	MASK signal	326	AD1	ADAT0	I/O	Data bus (ABUS)
222	AC21	VDD3	-	Power supply +3.3 V	327	AA4	VDD3	-	Power supply +3.3 V
223	AB20	VSS	-	Ground	328	Y5	ADAT9	I/O	} Data bus (ABUS)
224	AD22	DWEN0	O	DIMM, SDRAM write enable	329	AB3	ADAT3	I/O	
225	AE23	DCLK0	O	} DIMM, SDRAM clock signal	330	AC2	ADAT1	I/O	
226	AF23	DCLK1	O		331	AC1	ADAT2	I/O	
227	AC20	DCLKE	O	DIMM, SDRAM clock enable	332	Y4	ADAT10	I/O	} Data bus (ABUS)
228	AD21	HMD13	I/O	Wave memory data bus (Upper data memory)	333	AA3	ADAT6	I/O	
229	AB19	VSS	-	Ground	334	W5	VSS	-	Ground
230	AC19	VDD3	-	Power supply +3.3 V	335	W4	VDD3	-	Power supply +3.3 V
231	AE22	HMD15	I/O	} Wave memory data bus (Upper data memory)	336	AB2	ADAT4	I/O	} Data bus (ABUS)
232	AF22	HMD14	I/O		337	AB1	ADAT5	I/O	
233	AD20	HMD10	I/O		338	Y3	ADAT11	I/O	
234	AE21	HMD12	I/O		339	AA2	ADAT7	I/O	
235	AB18	VDD1	-	Power supply +1.5 V	340	V5	ADAT14	I/O	} Data bus (ABUS)
236	AC18	VDD3	-	Power supply +3.3 V	341	V4	ADAT15	I/O	
237	AD19	HMD7	I/O	} Wave memory data bus (Upper data memory)	342	W3	ADAT13	I/O	
238	AF21	HMD11	I/O		343	AA1	ADAT8	I/O	
239	AE20	HMD9	I/O		344	Y2	ADAT12	I/O	} Test pin
240	AF20	HMD8	I/O		345	Y1	TDI	I	
241	AB17	VSS	-	Ground	346	U5	VSS	-	
242	AC17	VDD1	-	Power supply +1.5 V	347	U4	VDD1	-	
243	AD18	HMD4	I/O	} Wave memory data bus (Upper data memory)	348	V3	HRD13	I/O	} DRAM data bus
244	AE19	HMD6	I/O		349	W2	HRD15	I/O	
245	AF19	HMD5	I/O		350	W1	HRD14	I/O	
246	AE18	HMD3	I/O		351	V2	HRD12	I/O	
247	AB16	VSS	-	Ground	352	T5	HRD7	I/O	} DRAM data bus
248	AC16	VSS	-	Ground	353	T4	HRD6	I/O	
249	AD17	HMD1	I/O	} Wave memory data bus (Upper data memory)	354	U3	HRD10	I/O	
250	AF18	HMD2	I/O		355	V1	HRD11	I/O	
251	AE17	HMD0	I/O		356	U2	HRD9	I/O	} DRAM data bus
252	AF17	DCSH0	O	Wave memory chip select (High)	357	U1	HRD8	I/O	
253	AB15	VSS	-	Ground	358	R5	VSS	-	Ground
254	AC15	VDD3	-	Power supply +3.3 V	359	R4	VDD3	-	Power supply +3.3 V
255	AD16	DCSH1	O	Wave memory chip select (High)	360	T3	HRD5	I/O	} DRAM data bus
256	AE16	DQMH3	O	} MASK signal	361	T2	HRD4	I/O	
257	AF16	DQMH1	O		362	T1	HRD3	I/O	
258	AD15	DMAH14	O	} Address bus (DIMM, SDRAM)	363	R3	HRD2	I/O	
259	AE15	DMAH13	O		364	R2	HRD1	I/O	} Power supply +3.3 V
260	AB14	VSS	-	Ground	365	P5	VDD3	-	
261	AC14	VSS	-	Ground	366	P4	HRD0	I/O	
262	AD14	DMAH11	O	} Address bus (DIMM, SDRAM)	367	P3	RWEN	O	
263	AF15	DMAH12	O		368	R1	RQML	O	DRAM write enable
264	AE14	DMAH10	O		369	P2	RCAS	O	MASK signal (SDRAM)
265	AF14	DMAH9	O		370	P1	RRAS	O	DRAM column address strobe (CAS signal)
266	AF13	DMAH8	O	} Power supply +3.3 V	371	N1	RA13	O	DRAM row address strobe (RAS signal)
267	AB13	VDD3	-		372	N5	VDD3	-	DRAM address bus
268	AC13	VDD3	-	Power supply +3.3 V	373	N4	VDD3	-	Power supply +3.3 V
269	AD13	DMAH6	O	} Address bus (DIMM, SDRAM)	374	N3	RA10	O	} DRAM address bus
270	AE13	DMAH7	O		375	N2	RA12	O	
271	AE12	DMAH4	O		376	M2	RA1	O	
272	AD12	DMAH3	O		377	M3	RA2	O	
273	AC12	VDD3	-	Power supply +3.3 V	378	M4	VDD3	-	Power supply +3.3 V
274	AB12	VSS	-	Ground	379	M5	VSS	-	Ground
275	AF12	DMAH5	O	} Address bus (DIMM, SDRAM)	380	M1	RA0	O	} DRAM address bus
276	AF11	DMAH2	O		381	L1	RA3	O	
277	AE11	DMAH1	O		382	L2	RA4	O	
278	AD11	DMAH0	O		383	L3	RA5	O	
279	AC11	VSS	-	Ground	384	L4	VSS	-	Ground
280	AB11	VSS	-	Ground	385	L5	VSS	-	Ground
281	AF10	DRAS1	O	DIMM, SDRAM row address strobe (RAS signal)	386	K1	RA6	O	} DRAM address bus
282	AE10	DCSH2	O	Wave memory chip select (High)	387	K2	RA7	O	
283	AF9	DQMH2	O	MASK signal	388	J1	RA9	O	
284	AD10	DCSH3	O	Wave memory chip select (High)	389	K3	RA8	O	
285	AC10	VDD1	-	Power supply +1.5 V	390	K4	VDD1	-	Power supply +1.5 V
286	AB10	VSS	-	Ground	391	K5	VSS	-	Ground
287	AE9	DQMH0	O	MASK signal	392	J2	RA11	O	DRAM address bus
288	AF8	DWEN1	O	DIMM, SDRAM write enable	393	H1	RCLK	O	SDRAM clock signal
289	AD9	DCAS1	O	DIMM, SDRAM column address strobe (CAS signal)	394	J3	RCLK	O	SDRAM clock enable
290	AE8	DCLK2	O	DIMM, SDRAM clock signal	395	H2	RCLKIN	I	SDRAM, DRAM clock input
291	AC9	VDD3	-	Power supply +3.3 V	396	J4	VDD3	-	Power supply +3.3 V
292	AD9	VDD1	-	Power supply +1.5 V	397	J5	VDD1	-	Power supply +1.5 V
293	AD8	DCLK3	O	DIMM, SDRAM clock signal	398	H3	RQMH	O	MASK signal (SDRAM)
294	AF7	MEL00	O	} MEL wave data output	399	G1	LRD15	I/O	} DRAM data bus (Lower data)
295	AE7	MEL01	O		400	G2	LRD14	I/O	
296	AD7	MEL02	O		401	G3	LRD13	I/O	
297	AC8	VDD3	-		402	H4	VDD3	-	
298	AB8	VSS	-	Power supply +3.3 V	403	H5	VSS	-	Power supply +3.3 V
299	AF6	MEL03	O	Ground	404	F1	LRD12	I/O	} DRAM data bus (Lower data)
300	AE6	MEL04	O	} MEL wave data output	405	F2	LRD11	I/O	
301	AF5	MEL05	O		406	E1	LRD8	I/O	
302	AC7	MEL06	O		407	G4	VDD3	-	
303	AD6	MEL07	O	} For DAC word clock	408	F3	LRD10	I/O	Power supply +3.3 V
304	AB7	WCLK0	O		409	G5	VDD3	-	DRAM data bus (Lower data)
305	AC6	WCLK1	O		410	F4	LRD9	I/O	Power supply +3.3 V
306	AE5	EIRQ	O	E bus interrupt request	411	E2	LRD7	I/O	} DRAM data bus (Lower data)
307	AF4	EICN	O	E bus initial clear	412	D1	LRD5	I/O	
308	AD5	ESDA	I/O	E bus data	413	E3	LRD6	I/O	
309	AE4	ESCL	I/O	E bus clock	414	D2	LRD4	I/O	
310	AB6	MELI0	I	} MEL wave data input	415	F5	VSS	-	Ground
311	AC5	MELI1	I		416	E4	VSS	-	Ground
312	AD4	MELI2	I		417	D3	LRD3	I/O	} DRAM data bus (Lower data)
313	AF3	MELI3	I		418	C1	LRD2	I/O	
314	AE3	MELI4	I		419	C2	LRD1	I/O	
315	AF2	MELI5	I		420	B1	LRD0	I/O	

● YGV628-VZ (X6356A00) RGB CONTROLLER AVDP7 (PSR-S900)
 ● YGV628B-VZ (X6356B00) RGB CONTROLLER AVDP7 (PSR-S900)

DM: IC601

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	A23	I	CPU address bus	89	SA13	O	Video memory address bus
2	A22	I		90	VDD	-	
3	A21	I		91	SA11	O	Digital power supply +3.3 V
4	A20	I		92	SA12	O	
5	VDD	-	Digital power supply +3.3 V	93	SA9	O	Video memory address bus
6	A19	I		94	SA10	O	
7	VSS	-		95	SA8	O	
8	A18	I		96	SA0	O	
9	A17	I	CPU address bus	97	VSS	-	Digital ground
10	A16	I		98	SA1	O	
11	A15	I		99	SA6	O	Video memory address bus
12	A14	I		100	SA7	O	
13	A13	I	CPU address bus	101	VDD	-	Digital power supply +3.3 V
14	A12	I		102	SA2	O	
15	A11	I		103	SA5	O	Video memory address bus
16	A10	I		104	SA3	O	
17	A9	I	Digital power supply +3.3 V	105	SA4	O	Digital ground
18	A8	I		106	VSS	-	
19	VDD	-		107	GCK2OUT	O	Dot clock output 2
20	VSS	-		108	VDD	-	
21	A7	I	CPU address bus	109	DRO0	O	Digital R signal output
22	A6	I		110	DRO1	O	
23	A5	I		111	DRO2	O	
24	A4	I		112	DRO3	O	
25	A3	I	CPU address bus	113	DRO4	O	Digital G signal output
26	A2	I		114	DRO5	O	
27	A1	I		115	DGO0	O	
28	WRH_N	I		116	DGO1	O	
29	WRL_N	I	Write strobe input	117	VSS	-	Digital ground
30	RD_N	I		118	DGO2	O	
31	RESET_N	I		119	DGO3	O	Digital G signal output
32	VSS	-		120	VDD	-	
33	CS_N	I	Chip select	121	DGO4	O	Digital G signal output
34	VDD	-		122	DGO5	O	
35	DREQ_N	O		123	DBO0	O	Digital B signal output
36	INT_N	O		124	DBO1	O	
37	READY_N	O	CPU bus ready	125	DBO2	O	
38	WAIT_N	O		126	DBO3	O	
39	D15	I/O	CPU data bus	127	VSS	-	Digital ground
40	D14	I/O		128	DBO4	O	
41	D13	I/O		129	DBO5	O	Digital B signal output
42	D12	I/O		130	YS_N	O	
43	VSS	-	Digital ground	131	BLANK_N	O	Non-display interval output
44	D11	I/O		132	VDD	-	
45	D10	I/O		133	DACVSS	-	DAC analog ground
46	VDD	-		134	R	O	
47	D9	I/O	CPU data bus	135	G	O	Analog G signal output
48	D8	I/O		136	B	O	
49	D7	I/O		137	IREF	-	DAC reference electric-current input
50	D6	I/O		138	DACVDD	-	
51	D5	I/O	Digital ground	139	TEST2_N	I	Test pin
52	D4	I/O		140	TEST1_N	I	
53	VSS	-		141	TEST0_N	I	
54	D3	I/O		142	CSYNC_N	O	
55	D2	I/O	CPU data bus	143	VSNC_N	O	Horizontal synchronized signal / Compound synchronized signal output
56	D1	I/O		144	GCK1OUT	O	
57	D0	I/O		145	VDD	-	Dot clock output 1
58	VDD	-		146	GCK2IN	I	
59	SDQ0	I/O	Video memory data bus	147	DRI0	I	Digital R signal input
60	SDQ15	I/O		148	VSS	-	
61	VSS	-		149	DRI1	I	Digital R signal input
62	SDQ1	I/O		150	DRI2	I	
63	SDQ14	I/O	Video memory data bus	151	DRI3	I	
64	SDQ2	I/O		152	DRI4	I	
65	SDQ13	I/O		153	DRI5	I	Digital G signal input
66	SDQ3	I/O		154	DGI0	I	
67	VSS	-	Digital ground	155	DGI1	I	
68	SDQ12	I/O		156	DGI2	I	
69	VDD	-		157	DGI3	I	Digital power supply +3.3 V
70	SDQ4	I/O		158	VDD	-	
71	SDQ11	I/O	Video memory data bus	159	DGI4	I	
72	SDQ5	I/O		160	VSS	-	
73	SDQ10	I/O		161	DGI5	I	Digital G signal input
74	VSS	-		162	DBI0	I	
75	SDQ6	I/O	Video memory data bus	163	DBI1	I	
76	SDQ9	I/O		164	DBI2	I	
77	SDQ7	I/O		165	DBI3	I	Digital B signal input
78	SDQ8	I/O		166	DBI4	I	
79	VDD	-	Digital power supply +3.3 V	167	DBI5	I	
80	LDQM	O		168	HSIN_N	I	
81	VSS	-		169	VSIN_N	I	Horizontal synchronized signal input
82	WE_N	O		170	VDD	-	
83	UDQM	O	Video memory data mask output	171	VSS	-	Digital power supply +3.3 V
84	CAS_N	O		172	GCK1IN	I	
85	SDCKOUT	O		173	SYCKIN	I	System clock input
86	RAS_N	O		174	PLLVD	-	
87	VSS	-	Digital ground	175	PLLVSS	-	PLL analog power supply +3.3 V
88	SCS_N	O		176	FILTER	-	

● **μPD780031AYGK-N04 (X0031200) LKS**

EMKS61A: IC001

PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	P50/A8	I/O	Port 5 / Higher address bus	33	P10/ANIO	I	Port 1 / A/D converter analog input
2	P51/A9	I/O		34	AV _{REF}	I	A/D converter reference voltage input
3	P52/A10	I/O		35	AV _{DD}	-	Analog power supply
4	P53/A11	I/O		36	RESET	I	System reset input
5	P54/A12	I/O		37	XT2	-	Subsystem clock oscillation
6	P55/A13	I/O		38	XT1	I	
7	P56/A14	I/O		39	IC	-	Internally connected
8	P57/A15	I/O		40	X2	-	Main system clock oscillation
9	Vss0	-	Ground	41	X1	I	
10	VDD0	-	Power supply	42	Vss1	-	Ground
11	P30	I/O	Port 3	43	P00/INTP0	I/O	Port 0 / External interrupt request input
12	P31	I/O		44	P01/INTP1	I/O	
13	P32/SDA0	I/O	Port 3 / Serial data input/output	45	P02/INTP2	I/O	Port 0 / External interrupt request input / Trigger signal input
14	P33/SCL0	I/O	Port 3 / Serial clock input/output	46	P03/INTP3/ADTRG	I/O	
15	P34	I/O	Port 3	47	P70/T100/T00	I/O	Port 7 / External count clock input / 16-bit timer/event counter 0 output
16	P35	I/O		48	P71/T101	I/O	Port 7 / Capture trigger input
17	P36	I/O		49	P72/T150/T050	I/O	Port 7 / External count clock input / 8-bit timer/event counter 50 output
18	P20/SI30	I/O	Port 2 / Serial data input	50	P73/T151/T051	I/O	Port 7 / External count clock input / 8-bit timer/event counter 51 output
19	P21/SO30	I/O	Port 2 / Serial data output	51	P74/PCL	I/O	Port 7 / Clock output
20	P22/SCK30	I/O	Port 2 / Serial clock input/output	52	P75/BUZ	I/O	Port 7 / Buzzer output
21	P23RxD0	I/O	Port 2 / Serial data input	53	P64/RD	I/O	Port 6 / Strobe signal output for reading
22	P24/TxD0	I/O	Port 2 / Serial data output	54	P65/WR	I/O	Port 6 / Strobe signal output for writing
23	P25/ASCK0	I/O	Port 2 / Serial clock input/output	55	P66/WAIT	I/O	Port 6 / Wait insertion
24	VDD1	-	Power supply	56	P67/ASTB	I/O	Port 6 / Strobe output
25	AVss	-	Ground	57	P40/AD0	I/O	Port 4 / Lower address/data bus
26	P17/ANI7	I	Port 1 / A/D converter analog input	58	P41/AD1	I/O	
27	P16/ANI6	I		59	P42/AD2	I/O	
28	P15/ANI5	I		60	P43/AD3	I/O	
29	P14/ANI4	I		61	P44/AD4	I/O	
30	P13/ANI3	I		62	P45/AD5	I/O	
31	P12/ANI2	I		63	P46/AD6	I/O	
32	P11/ANI1	I		64	A47/AD7	I/O	

● **MB3516APF-G-BND-EF (X2314A00) RGB ENCODER (PSR-S900)**

DM: IC606


PIN NO.	NAME	I/O	FUNCTION	PIN NO.	NAME	I/O	FUNCTION
1	GND1	-	Ground	13	N.C.	-	Not used
2	R-IN	I	Analog R signal input	14	N.C.	-	Not used
3	G-IN	I	Analog G signal input	15	CROMA-OUT	O	Chrominance signal output
4	B-IN	I	Analog B signal input	16	Y-OUT	O	Y-signal output
5	N.C.	-	Not used	17	Y-TRAP	-	Luminance signal band control
6	fsc-IN	I	Subcarrier input	18	N.C.	-	Not used
7	NTSC/PAL-IN	I	NTSC/PAL selector	19	Vcc2	-	Power supply +5 V
8	N.C.	-	Not used	20	VIDEO-OUT	O	Composite video signal output
9	N.C.	-	Not used	21	B-OUT	O	Analog B signal output
10	CSYNC-IN	I	Composite sync signal input	22	G-OUT	O	Analog G signal output
11	N.C.	-	Not used	23	R-OUT	O	Analog R signal output
12	Vcc1	-	Power supply +5 V	24	GND2	-	Ground

IC BLOCK DIAGRAM (IC ブロック図)

● SN74AHC08PWR (X2713A00)

Quad 2 Input AND

DM: IC029 (PSR-S900)




● SN74AHC14PWR (X3098A00)

Hex Inverter

DM: IC011 (PSR-S700)

DM: IC004, 010 (PSR-S900)




● HD74LV21ATELL (X0010A00)

● SN74LV21APWR (X2377A00)

Dual 4 Input AND

DM: IC908 (PSR-S700)

DM: IC021 (PSR-S900)




● TC74ACT74FT(EL) (X6536A00)

DM: IC603 (PSR-S900)

● TC74VHC74FT(EL,K) (XV892B00)

DM: IC309 (PSR-S900)

Dual D-Type Flip-Flop




● HD74LV126ATELL (X3123A00)

● SN74LV126APWR (X3865A00)

● TC74VHC126FT(EL,K) (X2891B00)

Bus Buffer

DM: IC003 (PSR-S900)




● SN74LV139APWR (X7618A00)

DM: IC900 (PSR-S700)

● TC74VHC139FT (XV893A00)

DM: IC028 (PSR-S900)


Dual 2 to 4 Demultiplexer



● SN74LV175APWR (X5535A00)

Quad D-Type Flip-Flop

DM: IC907 (PSR-S700)



● HD74LV245ATELL-E (XW744A00)


● SN74LV245APWR (X3693A00)

● TC74VHC245FT(EL,K) (XU797B00)

Octal 3-State Bus Transceiver

DM: IC901-904 (PSR-S700)

DM: IC017-020, 023, 024 (PSR-S900)




● HD74LV273ATELL (X2689A00)


● SN74LV273APWR (X5074A00)

Octal D-Type Flip-Flop


DM: IC027 (PSR-S900)




- **TC7WHU04FU** (X4063A00)
Triple Inverter
DM: IC310, 311, 600, 602 (PSR-S900)




- **TC7SH08FU** (XR680A00)
2 Input AND Gate
DM: IC307 (PSR-S900)




- **SN74LVC2G17DCKR** (X4454A00)
Dual Schmitt-trigger Buffer
DM: IC070 (PSR-S700)




- **TC7W14FU** (XN883A00)
Triple Inverter
DM: IC328 (PSR-S900)




- **TC7SET32FU** (XW814A00)
DM: IC009 (PSR-S900)
- **TC7SH32FU** (XW633A00)
DM: IC030 (PSR-S900)
2-Input OR Gate




- **TC7W32FU** (XQ173A00)
Dual 2 Input OR Gate
DM: IC905 (PSR-S700)




- **TC7WH74FU** (XS680A00)
D-Type flip-Flop
DM: IC308 (PSR-S900)



- **SN74LVC2G125DCUR** (X7171A00)
Dual Bus Buffer Gate
DM: IC031 (PSR-S700)



- **TC7WT126FU** (X7703A00)
Dual Bus Buffer
DM: IC604 (PSR-S900)



INPUTS				OUTPUTS		FUNCTION
CLR	PR	D	CK	Q	Q̄	
L	H	X	X	L	H	CLEAR
H	L	X	X	H	L	PRESET
L	L	X	X	H	H	—
H	H	L	↓	L	H	—
H	H	H	↓	H	L	—
H	H	X	↓	Qn	Q̄n	NO CHANGE

● **NJM2068M-D(TE2)** (X3505A00)

DM: IC420, 490 (PSR-S700)
DM: IC316, 324, 325 (PSR-S900)


● **NJM4556AM-TE1** (X5049A00)

AM: IC048

● **μPC4570G2-E1-A** (X7351A00)

AM: IC013, 050, 055, 093 (PSR-S700)
AM: IC013, 050, 055, 064, 093 (PSR-S900)

Dual Operational Amplifier



● **NE5532DR** (X5482A00)

AM: IC013, 050, 055, 093 (PSR-S700)
AM: IC013, 050, 055, 064, 093 (PSR-S900)


DM: IC420, 490 (PSR-S700)

DM: IC316, 324, 325 (PSR-S900)

● **NJM12904V(TE1)** (X3836A00)


PNCA: IC001 (PSR-S900)

Dual Operational Amplifier



● **LMV358AM8X-NL** (X7287A00)


Dual Operational Amplifier
EIF: IC202



● **μPC4574G2-E1-A** (X7391A00)

Quad Operational Amplifier

AM: IC021, 022, 031, 032, 043




● **DS90LV011ATMF/NOPB** (X6788A00)

3V LVDS Single High Speed Differential Driver

DM: IC050 (PSR-S700)


DM: IC012 (PSR-S900)



● **DS90LV012ATMF/NOPB** (X6789A00)

3V LVDS Single CMOS Differential Line Receiver

EIF: IC204




● **BD6516F-E2** (X7950A00)


High Side Switch

DM: IC030 (PSR-S700)



DM: IC002 (PSR-S900)



Pin No.	Pin Name	Pin Function
1	CTRLA	Control input
4	CTRLB	
2	FLAGA	Error flag output
3	FLAGB	
5	OUTB	Switch output
8	OUTA	
6	GND	Ground
7	VDD	Switch input



- **PCA9564PW (X6155A00)**
Parallel bus to I²C-bus controller
DM: IC026 (PSR-S900)



- **LA4705NA-E (XQ619A00)**
Power Amplifier
AM: IC051

